TECHSEM

MTC55 MTA55 MTK55 MTX55 MT55
Thyristor Modules

Features：

- Isolated mounting base 2500V~
- Pressure contact technology with Increased power cycling capability
- Space and weight saving

Typical Applications

- AC/DC Motor drives
- Various rectifiers
- DC supply for PWM inverter

V_{DSM},V_{RSM}	V_{DRM},V_{RRM}	Type & Outline
900V	800V	MTx55-08-215F3
1100V	1000V	MTx55-10-215F3
1300V	1200V	MTx55-12-215F3
1500V	1400V	MTx55-14-215F3
1700V	1600V	MTx55-16-215F3
1900V	1800V	MTx55-18-215F3

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T_j(°C)	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Single side cooled,T_c=85°C	125			55	A
$I_{T(RMS)}$	RMS on-state current					86	A
I_{DRM} I_{RRM}	Repetitive peak current	at V_{DRM} at V_{RRM}	125			8	mA
I_{TSM}	Surge on-state current	10ms half sine wave V_R=60%V_{RRM}	125			1.50	kA
I^2t	I^2t for fusing coordination					11.3	A^2s*10^3
V_{TO}	Threshold voltage		125			0.85	V
r_T	On-state slope resistance					3.47	mΩ
V_{TM}	Peak on-state voltage	I_{TM}=170A	25			1.60	V
dv/dt	Critical rate of rise of off-state voltage	V_{DM}=67%V_{DRM}	125			800	V/μs
di/dt	Critical rate of rise of on-state current	Gate source 1.5A t_r≤0.5μs Repetitive	125			50	A/μs
I_{GT}	Gate trigger current	V_A=12V, I_A=1A	25	30		150	mA
V_{GT}	Gate trigger voltage			0.8		2.5	V
I_H	Holding current			20		150	mA
V_{GD}	Non-trigger gate voltage	V_{DM}=67%V_{DRM}	125	0.2			V
$R_{th(j-c)}$	Thermal resistance Junction to case	Single side cooled per chip				0.53	°C /W
$R_{th(c-h)}$	Thermal resistance case to heatsink	Single side cooled per chip				0.20	°C /W
V_{iso}	Isolation voltage	50Hz,R.M.S,t=1min,Iiso:1mA(MAX)		2500			V
F_m	Terminal connection torque(M5)				4.0		N·m
	Mounting torque(M6)				6.0		N·m
T_{vj}	Junction temperature			-40		125	°C
T_{stg}	Stored temperature			-40		125	°C
W_t	Weight				120		g
Outline	215F3						



Fig1



Fig2



Fig3



Fig4



Fig5



Fig6



Fig7



Fig8



Fig9



Fig10

Outline: