



Features:

- Isolated mounting base 2500V~
 - Pressure contact technology with Increased power cycling capability
 - Space and weight saving
- Typical Applications**
- AC/DC Motor drives
 - Various rectifiers
 - DC supply for PWM inverter

V _{DSM} , V _{RSM}	V _{DRM} , V _{RRM}	Type & Outline
900V	800V	MTx55-08-215F3
1100V	1000V	MTx55-10-215F3
1300V	1200V	MTx55-12-215F3
1500V	1400V	MTx55-14-215F3
1700V	1600V	MTx55-16-215F3
1900V	1800V	MTx55-18-215F3

SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T _j (°C)	VALUE			UNIT
				Min	Type	Max	
I _{T(AV)}	Mean on-state current	180° half sine wave 50Hz	125			55	A
I _{T(RMS)}	RMS on-state current	Single side cooled, T _c =85°C				86	A
I _{DRM} I _{RRM}	Repetitive peak current	at V _{DRM} at V _{RRM}	125			8	mA
I _{TSM}	Surge on-state current	10ms half sine wave	125			1.50	kA
I ² t	I ² t for fusing coordination	V _R =60%V _{RRM}				11.3	A ² s*10 ³
V _{TO}	Threshold voltage		125			0.85	V
r _T	On-state slope resistance					3.47	mΩ
V _{TM}	Peak on-state voltage	I _{TM} =170A	25			1.60	V
dV/dt	Critical rate of rise of off-state voltage	V _{DM} =67%V _{DRM}	125			800	V/μs
di/dt	Critical rate of rise of on-state current	Gate source 1.5A t _r ≤0.5μs Repetitive	125			50	A/μs
I _{GT}	Gate trigger current			30		150	mA
V _{GT}	Gate trigger voltage	V _A =12V, I _A =1A	25	0.8		2.5	V
I _H	Holding current			20		150	mA
V _{GD}	Non-trigger gate voltage	V _{DM} =67%V _{DRM}	125	0.2			V
R _{th(j-c)}	Thermal resistance Junction to case	Single side cooled per chip				0.53	°C /W
R _{th(c-h)}	Thermal resistance case to heatsink	Single side cooled per chip				0.20	°C /W
V _{iso}	Isolation voltage	50Hz,R.M.S,t=1min,I _{iso} :1mA(MAX)		2500			V
F _m	Terminal connection torque(M5)				4.0		N·m
	Mounting torque(M6)				6.0		N·m
T _{vj}	Junction temperature			-40		125	°C
T _{stg}	Stored temperature			-40		125	°C
W _t	Weight				120		g
Outline		215F3					




Fig1




Fig2




Fig3




Fig4




Fig5




Fig6




Fig 7




Fig 8




Fig 9




Fig 10

Outline:

