

Data sheet acquired from Harris Semiconductor SCHS108

CMOS Quad 2-Line-to-1-Line Data Selector/Multi plexer


High-Voltage Types (20-Volt Rating)

CD40257B is a Data Selector/Multiplexer featuring three-state outputs which can interface directly with and drive data lines of bus-oriented systems.

The CD40257B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

Features:

- 3-state outputs
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
 - 1 V at VDD = 5 V
 - 2 V at VDD = 10 V
 - 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"



Applications:

Digital Multiplexing

CD40257B Types

- Shift-right/shift-left registers
- True/complement selection

RECOMMENDED OPERATING CONDITION For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CUADACTEDIATIO	LIN				
CHARACTERISTIC	Min.	Max.	UNITS		
Supply-Voltage Range (For TA=Full Package- Temperature Range)	3	18	٧		

MAAIMUM KA HIPUS, ADSOIUTE-MEXIMUM VEIUES:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	500mW
For TA = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE	E (Ali Package Types)
	55°C to +125°C
STORAGE TEMPERATURE RANGE (Teta)	65°C to +150°C
LEAD TEMPERATURE INCOME AND AFRICA.	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from c	case for 10s max+265°C





Fig. 1 - Logic diagram for CD40257B.



X = DON'T CARE LOGIC 1 = HIGH LOGIC 0 = LOW Z = HIGH IMPEDANCE




Fig.2 - Typical output low (sink) current characteristics.

STATIC ELECTRICAL CHARACTERISTICS

1	21.7										
CHARAC-	TERISTIC CONDITIO				LIMITS AT INDICATED TEMPERATURES (°C)						
TERISTIC	v _o	VIN	V _{DD}				+25				
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent	_	0,5	5	1	1	30	30		0.02	1	
Device	_	0,10	10	2	2	60	60	_	0.02	2	μА
Current	-	0,15	15	4	4	120	120	_	0.02	4	~~
I _{DD} Max.	-	0,20	20	20	20	600	600		0.04	20	
Output Low									7.7		
(Sink)	0.4	0,5	5 :	0.64	0.61	0.42	0.36	0.51	1	-	
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	<u> </u>	·
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	mA
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	""^"
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	
I _{OH} Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Volt-											
age:	_	0,5	5	0.05				_	0	0.05	
Low-Level.	ī. _j . —	0,10	10	0.05				0	0.05		
VOL Max.	_	0,15	15	0.05			_	0	0.05	l v l	
Output Volt-			- 1							1 '	
age:	_	0,5	5		4.9	95		4.95	5	_]
High-Level,		0,10	10		9.95			9.95	10	-]
VOH Min.		0,15	15		14.95			14.95	15	-	
Input Low	0.5,4.5		5		1.	5		_		1.5	
Voltage,	1,9	_	10					_	ı	3	
VIL Max.	1.5,13.5		15		- 4	}			_	4	l _v
Input High	0.5,4.5		5		3.5 7			3.5] `
Voltage,	1,9		10					7			
V _{tH} Min.	1.5,13.5	— fa.	15	11			11	-	-		
Input Current, IN Max.	_	0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	μА
3-State Output Leakage Current IOUT Max.		0,18	18	±0.4	±0.4	±12	±12	-	±10 ⁻⁴	±0.4	μА

DYNAMIC ELECTRICAL CHARACTERISTICS at T $_A$ = 25°C; input t $_r$, t $_f$ = 20 ns, C $_L$ = 50 pF, R $_L$ = 200 K Ω

CHARACTERISTIC	TEST CO	LIMITS		UNITS	
		V _{DD} (V)	Тур.	Max.	
Propagation Delay Time:		5	150	300	
Data Input to Output,		10	70	140	ns
tPHL, tPLH		15	50	100	
Select to Output, tPHL, tPLH		5	190	380	
		10	85	170	ns
		15	65	130	
Output Disable to Output, tPHL, tPLH		5	95	190	
		10	50	100	ns
		15	40	80	
Transition Time,		5	100	200	
		10	50	100	ns
		15	40	80	
Input Capacitance, CIN	Any Input	_	5	7.5	pF




Fig.3 - Minimum output low (sink) current characteristics.




Fig.4 — Typical output high (source) current characteristics.




Fig.5 - Minimum output high (source) current characteristics.




Fig.6 — Typical propagation delay time as a function of load capacitance (DATA INPUT to OUTPUT).

CD40257B Types




Fig.7 – Typical transition time as a function of load capacitance.




Fig.8 — Typical dynamic power dissipation as a function of input frequency (one INPUT to one OUTPUT).




Fig.9 - Input current test circuit.




Fig. 10 - Input voltage test circuit.






Fig.11 - Quiescent device current test circuit.



TERMINAL ASSIGNMENT

Dimensions and pad layout for CD402578H.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10°° inch).

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated