
# 6276

## 16-BIT SERIAL-INPUT, CONSTANT-CURRENT LATCHED LED DRIVER



Note that three packages offered are electrically identical and share a common terminal number assignment.

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V <sub>DD</sub> <b>7.0 V</b>
Output Voltage Range,
$V_{\rm O}$ 0.5 V to +17 V
Output Current, I <sub>O</sub> 90 mA
Ground Current, I <sub>GND</sub> 1475 mA
Input Voltage Range,
$V_{I}$ 0.4 V to $V_{DD}$ + 0.4 V
Doolsoon Dorron Dissination

Package Power Dissipation,

 $P_D \ .... \ See \ Graph$ Operating Temperature Range,

 $T_A$  ...... -40°C to +85°C Storage Temperature Range,

 $T_{S}$  ...... -55°C to +150°C

Caution: These CMOS devices have input static protection (Class 2) but are still susceptible to damage if exposed to extremely high static electrical charges.

The A6276 is specifically designed for LED-display applications. Each BiCMOS device includes a 16-bit CMOS shift register, accompanying data latches, and 16 npn constant-current sink drivers. Except for package style and allowable package power dissipation, the device options are identical.

The CMOS shift register and latches allow direct interfacing with microprocessor-based systems. With a 5 V logic supply, typical serial data-input rates are up to 20 MHz. The LED drive current is determined by the user's selection of a single resistor. A CMOS serial data output permits cascade connections in applications requiring additional drive lines. For inter-digit blanking, all output drivers can be disabled with an ENABLE input high. Similar 8-bit devices are available as the A6275EA and A6275ELW.

Three package styles are provided: through-hole DIP (suffix A), surface-mount SOIC (suffix LW) and TSSOP with exposed thermal pad (suffix LP). Under normal applications, a copper lead frame and low logic-power dissipation allow the dual in-line package to sink maximum rated current through all outputs continuously over the operating temperature range (90 mA, 0.75 V drop, +85°C).

#### **FEATURES**


- To 90 mA Constant-Current Outputs
- Under-Voltage Lockout
- Low-Power CMOS Logic and Latches
- High Data Input Rate
- Functional Replacement for TB62706BN/BF

#### **Selection Guide**

Part Number	Pb-free*	Package	Packing	Ambient Temperature (°C)
A6276EA-T	Yes	24-pin DIP	15 per tube	-40 to 85
A6276ELP-T	Yes	24-pin TSSOP	62 per tube	-40 to 85
A6276ELPTR-T	Yes	24-pin TSSOP	4000 per reel	-40 to 85
A6276ELW-T	Yes	24-pin SOICW	31 per tube	-40 to 85
A6276ELWTR-T	Yes	24-pin SOICW	1000 per reel	-40 to 85
A6276SLW-T	Yes	24-pin SOICW	31 per tube	-20 to 85
A6276SLWTR-T	Yes	24-pin SOICW	1000 per reel	-20 to 85


\*Pb-based variants are being phased out of the product line. The variants cited in this footnote are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The variants should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 1, 2006. These variants include: A6276EA, A6276ELW, A6276ELWTR, A6276SA, A6276SLW, and A6276SLWTR.







\*Mounted on single-layer, two-sided PCB, with 3.8 in² copper each side; additional information on Allegro Web site

### **FUNCTIONAL BLOCK DIAGRAM**







OUTPUT ENABLE (active low)



LATCH ENABLE



**CLOCK and SERIAL DATA IN** 



**SERIAL DATA OUT** 

### **TRUTH TABLE**

Serial			hift	Regi	ister	Cont	ents	Serial Latch							Output	Output Contents		
	Clock Input		l <sub>2</sub>	I <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Data Output	Enable Input	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		I <sub>N-1</sub>	I <sub>N</sub>	Enable Input	I <sub>1</sub> I <sub>2</sub> I <sub>3</sub> I <sub>N-1</sub> I <sub>N</sub>	
Н	7	Н	R <sub>1</sub>	R <sub>2</sub>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>										
L	۲,	L	R <sub>1</sub>	R <sub>2</sub>		R <sub>N-2</sub>	R <sub>N-1</sub>	R <sub>N-1</sub>										
Х	닏	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>		R <sub>N-1</sub>	$R_N$	R <sub>N</sub>										
		Х	Χ	Χ		Χ	Χ	Х	L	R <sub>1</sub>	$R_2$	R <sub>3</sub>		R <sub>N-1</sub>	$R_N$			
		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	P <sub>N</sub>	P <sub>N</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>N-1</sub>	PN	L	P <sub>1</sub> P <sub>2</sub> P <sub>3</sub> P <sub>N-1</sub> P <sub>N</sub>	
										Х	Χ	Χ		Χ	Х	Н	ннн н н	

L = Low Logic (Voltage) Level H = High Logic (Voltage) Level X = Irrelevant P = Present State R = Previous State

## ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V (unless otherwise noted).

				Lim	its	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Supply Voltage Range	$V_{DD}$	Operating	4.5	5.0	5.5	V
Under-Voltage Lockout	V <sub>DD(UV)</sub>	$V_{DD} = 0 \rightarrow 5 \text{ V}$	3.4	_	4.0	V
Output Current	Io	$V_{CE}$ = 0.7 V, $R_{EXT}$ = 250 $\Omega$	64.2	75.5	86.8	mA
(any single output)		$V_{CE}$ = 0.7 V, $R_{EXT}$ = 470 $\Omega$	34.1	40.0	45.9	mA
Output Current Matching	$\Delta I_{O}$	$0.4 \text{ V} \le V_{CE(A)} = V_{CE(B)} \le 0.7 \text{ V}$ :				
(difference between any		$R_{EXT}$ = 250 $\Omega$	_	±1.5	±6.0	%
two outputs at same V <sub>CE</sub> )		$R_{EXT}$ = 470 $\Omega$	_	±1.5	±6.0	%
Output Leakage Current	I <sub>CEX</sub>	V <sub>OH</sub> = 15 V	_	1.0	5.0	μΑ
Logic Input Voltage	V <sub>IH</sub>		0.7V <sub>DD</sub>	_	$V_{DD}$	V
	$V_{IL}$		GND	-	0.3V <sub>DD</sub>	<b>V</b>
SERIAL DATA OUT	V <sub>OL</sub>	I <sub>OL</sub> = 500 μA	_	-	0.4	>
Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -500 μA	4.6	_	_	٧
Input Resistance	R <sub>I</sub>	ENABLE Input, Pull Up	150	300	600	kΩ
		LATCH Input, Pull Down	100	200	400	kΩ
Supply Current	I <sub>DD(OFF)</sub>	R <sub>EXT</sub> = open, V <sub>OE</sub> = 5 V	_	8.0	1.4	mA
		$R_{EXT}$ = 470 $\Omega$ , $V_{OE}$ = 5 $V$	3.5	6.0	8.0	mA
		$R_{EXT}$ = 250 $\Omega$ , $V_{OE}$ = 5 $V$	6.5	11	15	mA
	I <sub>DD(ON)</sub>	$R_{EXT}$ = 470 $\Omega$ , $V_{OE}$ = 0 $V$	7.0	13	20	mA
		$R_{EXT}$ = 250 $\Omega$ , $V_{OE}$ = 0 $V$	10	22	32	mA

Typical Data is at  $V_{\text{DD}}$  = 5 V and is for design information only.



# SWITCHING CHARACTERISTICS at T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>IH</sub> = 5 V, V<sub>CE</sub> = 0.4 V, V<sub>IL</sub> = 0 V, R<sub>EXT</sub> = 470 $\Omega$ , I<sub>O</sub> = 40 mA, V<sub>L</sub> = 3 V, R<sub>L</sub> = 65 $\Omega$ , C<sub>L</sub> = 10.5 pF.


				Li	mits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Propagation Delay Time	t <sub>pHL</sub>	CLOCK-OUT <sub>n</sub>	_	350	1000	ns
		LATCH-OUT <sub>n</sub>	_	350	1000	ns
		ENABLE-OUT <sub>n</sub>	_	350	1000	ns
		CLOCK-SERIAL DATA OUT	_	40	_	ns
Propagation Delay Time	t <sub>pLH</sub>	CLOCK-OUT <sub>n</sub>	_	300	1000	ns
		LATCH-OUT <sub>n</sub>	_	300	1000	ns
		ENABLE-OUT <sub>n</sub>	_	300	1000	ns
		CLOCK-SERIAL DATA OUT	_	40	_	ns
Output Fall Time	t <sub>f</sub>	90% to 10% voltage	150	350	1000	ns
Output Rise Time	t <sub>r</sub>	10% to 90% voltage	150	300	600	ns


### **RECOMMENDED OPERATING CONDITIONS**

Characteristic	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply Voltage	$V_{DD}$		4.5	5.0	5.5	٧
Output Voltage	Vo		_	1.0	4.0	٧
Output Current	Io	Continuous, any one output	_	_	90	mA
	I <sub>OH</sub>	SERIAL DATA OUT	_	_	-1.0	mA
	I <sub>OL</sub>	SERIAL DATA OUT	_	_	1.0	mA
Logic Input Voltage	V <sub>IH</sub>		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.3	٧
	V <sub>IL</sub>		-0.3	_	0.3V <sub>DD</sub>	V
Clock Frequency	f <sub>CK</sub>	Cascade operation	_	_	10	MHz

#### TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V<sub>DD</sub> and Ground)





A. Data Active Time Before Clock Pulse	
(Data Set-Up Time), t <sub>su(D)</sub>	50 ns
3. Data Active Time After Clock Pulse	
(Data Hold Time), t <sub>h(D)</sub>	20 ns
C. Clock Pulse Width, tw(CK)	
Time Between Clock Activation	
and Latch Enable, t <sub>su(L)</sub>	100 ns
L. Latch Enable Pulse Width, t <sub>w(L)</sub>	
C. Output Enable Pulse Width, $t_{w(OE)}$	4.5 μs
NOTE: Timing is representative of a 10 MHz clificantly higher speeds are attainable.	ock. Sig-
Max. Clock Transition Time, t. or t.	10 us

Serial data present at the input is transferred to the shift register on the logic 0-to-logic 1 transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The serial data must appear at the input prior to the rising edge of the CLOCK input waveform.


Information present at any register is transferred to the respective latch when the LATCH ENABLE is high (serial-to-parallel conversion). The latches continue to accept new data as

long as the LATCH ENABLE is held high. Applications where the latches are bypassed (LATCH ENABLE tied high) will require that the OUTPUT ENABLE input be high during serial data entry.


When the OUTPUT ENABLE input is high, the output sink drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.




# ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE A6276EA A6276ELW




# ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE (cont.) A6276EA A6276ELW







### **TYPICAL CHARACTERISTICS**



# ALLOWABLE OUTPUT CURRENT AS A FUNCTION OF DUTY CYCLE (cont.) A6276ELP





### **TERMINAL DESCRIPTION**

Terminal No.	Terminal Name	Function
1	GND	Reference terminal for control logic.
2	SERIAL DATA IN	Serial-data input to the shift-register.
3	CLOCK	Clock input terminal for data shift on rising edge.
4	LATCH ENABLE	Data strobe input terminal; serial data is latched with high-level input.
5-20	OUT <sub>0-15</sub>	The 16 current-sinking output terminals.
21	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
22	SERIAL DATA OUT	CMOS serial-data output to the following shift-register.
23	$R_{\mathrm{EXT}}$	An external resistor at this terminal establishes the output current for all sink drivers.
24	SUPPLY	(V <sub>DD</sub> ) The logic supply voltage (typically 5 V).

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.


Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

### **Applications Information**

The load current per bit  $(I_0)$  is set by the external resistor  $(R_{EXT})$  as shown in the figure below.



Package Power Dissipation (P<sub>D</sub>). The maximum allowable package power dissipation is determined as

 $P_D(max) = (150 - T_A)/R_{\theta IA}$ . The actual package power dissipation is

$$P_{D}(act) = DC \cdot (V_{CE} \cdot I_{O} \cdot 16) + (V_{DD} \cdot I_{DD}),$$
where DC is the duty cycle

where DC is the duty cycle.

When the load supply voltage is greater than 3 V to 5 V, considering the package power dissipating limits of these devices, or if  $P_D(act) > P_D(max)$ , an external voltage reducer (V<sub>DROP</sub>) should be used.

Load Supply Voltage (V<sub>LED</sub>). These devices are designed to operate with driver voltage drops (V<sub>CE</sub>) of 0.4 V to 0.7 V with LED forward voltages (V<sub>E</sub>) of 1.2 V to 4.0 V. If higher voltages are dropped across the driver, package power dissipation will be increased significantly. To minimize package power dissipation, it is recommended to use the lowest possible load supply voltage or to set any series dropping voltage (V<sub>DROP</sub>) as

$$V_{DROP} = V_{LED}$$
 -  $V_{F}$  -  $V_{CE}$ 


with  $V_{DROP} = I_0 \cdot R_{DROP}$  for a single driver, or a Zener

diode (V<sub>Z</sub>), or a series string of diodes (approximately 0.7 V per diode) for a group of drivers. If the available voltage source will cause unacceptable dissipation and series resistors or diode(s) are undesirable, a regulator such as the Sanken Series SAI or Series SI can be used to provide supply voltages as low as 3.3 V.

For reference, typical LED forward voltages are:


White	3.5 - 4.0  V
Blue	3.0 - 4.0  V
Green	1.8 - 2.2  V
Yellow	2.0 - 2.1  V
Amber	1.9 – 2.65 V
Red	1.6 - 2.25  V
Infrared	1.2 – 1.5 V

Pattern Layout. This device has a common logicground and power-ground terminal. If ground pattern layout contains large common-mode resistance, and the voltage between the system ground and the LATCH ENABLE or CLOCK terminals exceeds 2.5 V (because of switching noise), these devices may not operate correctly.




#### A6276EA

Dimensions in Inches (controlling dimensions)



# Dimensions in Millimeters (for reference only)





NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.


- 2. Lead spacing tolerance is non-cumulative
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 15 devices.

### **A6276ELW**

# Dimensions in Inches (for reference only)










Dwg. MA-008-24A

# Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-24A mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Supplied in standard sticks/tubes of 31 devices or add "TR" to part number for tape and reel.

### **A6276ELP**

